



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/360,472 | 07/23/1999 | RETO STAMM | X-528-US | 4229 |

24309 7590 07/14/2005

XILINX, INC
ATTN: LEGAL DEPARTMENT
2100 LOGIC DR
SAN JOSE, CA 95124

EXAMINER

PHAN, THAI Q

ART UNIT PAPER NUMBER

2128

DATE MAILED: 07/14/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | |
|------------------------------|------------------------|---------------------|--|
| Office Action Summary | Application No. | Applicant(s) | |
| | 09/360,472 | STAMM ET AL. | |
| | Examiner | Art Unit | |
| | Thai Q. Phan | 2128 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 24 January 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-7 and 15-20 is/are rejected.
- 7) ☒ Claim(s) 8-14 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 25 October 1999 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

JD

DETAILED ACTION

1. This communication is in response to Applicants' Appeal dated 01/24/2005 (the "Appeal Brief").

In view of the Appeal Brief, PROSECUTION IS HEREBY REOPENED. A new ground of rejection is set forth below.

2. To avoid abandonment of the application, appellant must exercise one of the following two options:

- (a) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
- (b) request reinstatement of the appeal.

If reinstatement of the appeal is requested, such request must be accompanied by a supplemental appeal brief, but no new amendments, affidavits (37 CFR 1.130, 1.131 or 1.132) or other evidence are permitted. See 37 CFR 1.193(b)(2).

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-7 and 15-20 are rejected under 35 U.S.C. 103(a) as being obvious over Goslin (US Patent no. 6,120,549) in view of applicant's admitted prior art.

Art Unit: 2128

3. The applied reference has a common assignee with the instant application.

Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). For applications filed on or after November 29, 1999, this rejection might also be overcome by showing that the subject matter of the reference and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person. See MPEP § 706.02(I)(1) and § 706.02(I)(2).

3.1 As per claim 1, Goslin discloses a method and apparatus for designing and verifying an integrated circuit with feature limitations substantially similar to the claimed invention. According to Goslin, the hardware design and verification method includes steps:

Art Unit: 2128

parameterizing circuit functional blocks or logic circuit cores to meet user-specific requirement (col. 3, line 17 to col. 5, line 40),

generating a netlist file or RTL model from the set of randomly generated parameter values and device under test or logic cores as claimed for verification of macro functions and logic cores in the design (col. 8, lines 15-60, col. 13, lines 30-49, for example),

and verifying or simulating circuit behavior with the netlist or RTL model as claimed.

Goslin also discloses parameter value spaces and range of parameter values as possible choice and selection for broker (col. 9, lines 20-52). Such parameter values space and range of parameter values above for broker to choose and to select above with no imposed restriction to choose from would imply the parameter values are randomly generated. Further, randomly generating parameter value for test sets is well-known in the art. In fact, applicant admits prior arts teaching of randomly generating number values for design variables (parameters) for testing and test coverage (Background, pages 1-2). Test permutation for random parameter values as applicant admitted would provide test feasibility, test coverage, and meet test time requirement in certain conditions.

This would motivate practitioner in the art at the time of the invention was made to modify Goslin disclosure by incorporating a generation of random parameters to the parameterized logic core for feasible test and test coverage as admitted in the Background of the invention.

3.2 As per claim 2, Goslin discloses upper and lower limits associated with random parameter values in a sense of the parameter would take random values because Goslin does not restrict values taken within a specified range as in col. 6, lines 48-62, for example, and generating a new random parameter set for the design to meet design specification (col. 7, line 52 to col. 8, line 10). Further, randomly generating parameter value for test sets is well-known in the art. In fact, applicant admits prior arts teaching of randomly generating number values for design variables (parameters) for testing and test coverage (Background, pages 1-2). Test permutation by randomly generating parameter values as applicant admitted would provide test feasibility and meet test time requirement (pages 1-2 of the present application).

3.3 As per claim 3, Goslin discloses weight file or probability function for parameter values generation in order to randomly generating parameter values (col. 9, line 20 to col. 10, line 14).

3.4 As per claim 4, Goslin discloses generating parameter values as input to a graphical user interface (col. 4, lines 26-43, col. 6, line 48 to col. 7, line 25), and replacement values for invalid parameter values to meet design requirement (col. 8, lines 15-60).

3.5 As per claim 5, Goslin discloses a graphical user interface with feature limitations as claimed to allow user interactive with the design process (cols. 6-8).

Art Unit: 2128

3.6 As per claims 6 and 7, Goslin discloses generating replacement parameter values for the invalid parameters (col. 8, lines 15-60), and repeating such step for all parameters to meet design requirement.

3.9 As per claim 15, Goslin discloses graphic user interface and interactive means to allow user to key in design parameters selection, change, or set as claimed (col. 4, lines 26-43, col. 6, line 48 to col. 7, line 25).

3.10 As per claim 16, Goslin discloses design order in order to generating parameters for the design, and generating parameter values for the orderly hierarchy of the design process (col. 5, lines 23-65, col. 6, lines 1-18, for example). Randomly generating parameter value for test sets is well-known in the art. In fact, applicant admits prior arts teaching of randomly generating number values for design variables (parameters) for testing and test coverage (Background, pages 1-2). Test permutation for random values as applicant admitted would provide test feasibility/coverage and meet test time requirement.

This would motivate practitioner in the art at the time of the invention was made to modify Goslin disclosure by incorporating a generation of random parameters to the parameterized logic core for feasible test and test coverage as admitted in the Background of the invention.

Art Unit: 2128

3.11 As per claim 17, Goslin teaches design verification including performance a number of design simulation, accumulating of fail test data, recording parameters of the design simulation, etc. in order to verify the design performance.

3.12 As per claim 18, Goslin discloses a method and apparatus for design and verification of integrated circuit with feature limitations substantially similar to the claimed invention. According to Goslin, the hardware design and verification includes steps:

parameterizing circuit functional blocks or logic circuit cores to meet user-specific requirement (col. 3, line 17 to col. 5, line 40),

generating a netlist file or RTL model from the set of randomly generated parameter values and device under test or logic cores as claimed for verification of macro functions and logic cores in the design (col. 8, lines 15-60, col. 13, lines 30-49, for example),

and verifying or simulating circuit behavior with the netlist or RTL model as claimed.

Goslin also discloses parameter value spaces and range of parameter values as possible choice for broker (col. 9, lines 20-52). Such parameter values space and range of parameter values above for broker to choose above with no imposed restriction to choose from would imply the parameter values are randomly generated. Further, randomly generating parameter value is well known in the art.

Further, randomly generating parameter value for test sets is well-known in the art. In fact, applicant admits prior arts teaching of randomly generating number values for design variables (parameters) for testing and test coverage (Background, pages 1-2). Test permutation as applicant admitted would provide test feasibility and coverage, and time requirement for testing.

This would motivate practitioner in the art at the time of the invention was made to modify Goslin disclosure by incorporating a generation of random parameters to the parameterized logic core for feasible test and test coverage as admitted in the Background of the invention.

3.13 As per claim 19, Goslin discloses a method and apparatus for design and verification of integrated circuit with feature limitations substantially similar to the claimed invention. According to Goslin, the hardware design and verification includes steps:

parameterizing circuit functional blocks or logic circuit cores to meet user specific requirement (col. 3, line 17 to col. 5, line 40),

generating a netlist or RTL model from the set of randomly generated parameter values and device under test for verification (col. 13, lines 30-49, for example),

and verifying or simulating circuit behavior with the RTL model or net list as claimed. Goslin does not expressly disclose randomly generating a set of values for the logic core. Such claimed feature is however well known in the art. Randomly generating parameter value for test sets is in fact well-known in the art. Applicant

Art Unit: 2128

admits prior arts teaching of randomly generating number values for design variables (parameters) for testing and test coverage (Background, pages 1-2). Test parameter permutation as applicant admitted would provide test coverage and feasibility and test time constraints.

This would motivate practitioner in the art at the time of the invention was made to modify Goslin disclosure by incorporating a generation of random parameters to the parameterized logic core for feasible test and test coverage as admitted in the Background of the invention.

3.14 As per claim 20, Goslin discloses a method and apparatus for design and verification of integrated circuit with feature limitations substantially similar to the claimed invention. According to Goslin, the hardware design and verification includes steps:

parameterizing circuit functional blocks or logic circuit cores to meet user-specific requirement (col. 3, line 17 to col. 5, line 40),

generating a netlist or RTL model from the set of randomly generated parameter values and device under test for verification (col. 13, lines 30-49, for example),

and verifying or simulating circuit behavior with the RTL model or net list as claimed. Goslin does not expressly disclose randomly generating a set of values for the logic core. Such claimed feature is however well known in the art. Randomly generating parameter value for test sets is well-known in the art. In fact, applicant admits prior arts teaching of randomly generating number values for design variables

Art Unit: 2128

(parameters) for feasible testing and test coverage (Background, pages 1-2). Test permutation as applicant admitted would provide test feasibility and test coverage, and meet time requirement.

This would motivate practitioner in the art at the time of the invention was made to modify Goslin disclosure by incorporating a generation of random parameters to the parameterized logic core for feasible test and test coverage as admitted in the Background of the invention.

Allowable Subject Matter

Claims 8-14 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

As per claims 8-14, the claims require steps of "cloning the set of parameter values", and "mutating the sets of parameter values, whereby a mutated set of parameter values is produced" for random parameter value generation and simulating the circuit netlist for a randomly generated parameterized logic cores as claimed. The closest prior art in the record does not show or suggest these features.

Response to Arguments

Applicant's arguments with respect to claims 1-7 and 15-20 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thai Q. Phan whose telephone number is 571-272-3783. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jean Homere can be reached on 571-272-3780. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

July 08, 2005


Thai Phan
Patent Examiner